

for low-frequency digital receiver platforms

B. S. Girish

Raman Research Institute Bengaluru



ARDRA Meeting, Lonavala 15 November 2019 Credit: Dorje Angchuk

Ongoing digital receiver activities at RRI

RRI is working towards the goal of building precision, high dynamic-range digital receivers for detecting signals from the Epoch of Recombination & the Epoch of Reionization (http://www.rri.res.in/DISTORTION/)

> SARAS

Detect 21-cm signal from CD/EoR in the frequency range 40 to 200 MHz

> PRATUSH

 Radiometer to detect and measure the global 21-cm global signal from CD/EoR (far-side of the moon, in a lunar-orbit)

> APSERa

- Array of Precision Spectrometers for the Epoch of Recombination
- Detect recombination lines from the Epoch of Cosmological Recombination in the frequency range 2 to 6 GHz

SWAN - Indian Sky Watch Array Network http://www.rri.res.in/SWAN/Strategic_Initiatives.html

- SARAS (Shaped Antenna measurement of the background RAdio Spectrum), a radiometer purpose designed to detect the global 21-cm signal from CD/EoR in the frequency range 40-200 MHz
- Every sub system, from the receptor to the digital backend receiver, requires careful engineering. The design avoids any spectral features from the receiver system so as to avoid confusing the signal
- SARAS experiment involves continuous development, deployment and improvements of the frequency-independent antennas, self-calibratable analog receiver and digital correlation spectrometer
 - SARAS 1 (87.5 -175 MHz, Patra et al. 2012, Raghunathan et al., 2012)
 - **SARAS 2 (110 200 MHz, Singh et al. 2018)**
 - SARAS 3 (40-100 MHz, ongoing) on a lookout for a freshwater lake in radio-quiet zone

RRI's Digital Signal Processing platform (pSPEC)

Direct RF-sampling ADC and modern FPGA technology allows development of broadband precision receivers



- 2, quad-core 10-bit ADCs (EV10AQ190 from e2V)
- Time-interleaving of 2 cores/4 cores
- F_{clk} =1.25/2.5/5 GSPs, ABW=3.2 GHz
- Xilinx Virtex 6 LX240T or SX315T FPGA
- GigE, 4 Gbps optical fiber links (FTLF 1324P2BTL)
- Quad SFP module: AFBR-79Q4Z (40 Gbps)
- Fully designed & developed at RRI
- Fabrication of 18-layer PCB with controlled impedance traces and special dielectric material for high frequency traces – by a local industry at Bengaluru
- Assembly of 1156-pin BGA package carried out by another industry in Bengaluru, with X-ray imaging capability for PCB assembly process(for quality assurance)

Digital Correlation Spectrometer

Optimized VHDL firmware for ADC data grabbing and real-time F-X correlation inside Virtex 6 FPGA has been developed

Spectrometer	Value				
Parameter					
Analog inputs, BW	2, 40-200 MHz ba	nd			
Sampling speed	500 MSps				
Window function	4-term Blackman	-Nuttal			
Length of FFT	16,384 points				
Spectral resolution	~ 61 kHz				
On-chip integration	~ 67 ms				
Output	Avg. power spectrum				
	• Self-power &				
	•Cross-power				
FPGA Resource utilization	Usage	Percentage			
Number of occupied slice	s 9478 out of 37680	25			
Number of RAM36E1	236 out of 416	56			
Number of MMCM	6 out of 12	50			
I/O	191 out of 600	31			
Number of DSD48F1a					
Number of DSF 46E18	114 out of 768	14			



Integrated SARAS 3 Spectrometer - ready for deployment



High resolution, high dynamic-range digital correlation spectrometer has been designed, developed and assembled inside an RF-Shielded

- A side lobe suppression of ~80 dB; helps in limiting the deleterious effect of RFI affected spectral channel
- Compact, portable, easily deployable and operates off internal batteries

FPGA Signal Processing for wide bandwidth applications (APSERa)



PRATUSH (beginning of day; dawn in Sanskrit)

Probing ReionizATion of the Universe using Signal from Hydrogen

Equivalent of SARAS, but, space-based

A precision radiometer to detect and measure the redshifted global 21-cm signal from CD/EoR in the frequency range 40-200 MHz

In a lunar-orbit; radio-quiet environment on far-side of the moon

The Indian Space Research Organization (ISRO) has provided funding for

pre-project activities for 2019-20

Why space (far-side of moon)?

- Terrestrial RFI
- Ionosphere

Among other things, we have the following deliverables:

- Antenna that can be deployed in space
- A compact, calibratable analog receiver
- Digital spectrometer
- Orbit

 Confusion from antenna interaction with the inhomogeneous Earth over which antenna is placed

PRATUSH digital receiver

- We are working on the design of a digital receiver for PRATUSH with focus on reducing SWaP attributes (Size, Weight and Power)
- We have shortlisted a few space-grade ADCs and Kintex UltraScale FPGA XQRKU060, and working on the design of a hardware platform around these devices
- In parallel, we are developing spectrometer firmware in VHDL targeting XQRKU060 using Xilinx Vivado Design Suite

	XQRV4QV	XQRV5QV	XQRKU060
Radiation Hardness	Tolerant	Hard	Tolerant
Process (nm)	90	65	20
Memory (Mb)	4.1 to 9.9	12.3	38
System Logic Cells (k)	55 to 200	131	726
MGTs	None	18 at 3.125 Gbps	32 at 12.5 Gbps
User I/O	640 to 960	836	620
DSP Slices	32 to 192	320	2,760

Source: Kintex Ultrascale FPGAs for Space Applications – Rajan Bedi, 15 March 2019

Ahead of previous space-grade FPGA (V4 and V5) in terms of bandwidth, high throughput on-board processing, capacity, etc

ADCs @ RRI over the years...

Complexity



Xilinx FPGAs at RRI over the years...



ZCU111 – At RRI, implementing SARAS Correlation Spectrometer



Zynq UltraScale+ RFSoC Product Table

	Device Name	ZU21DR	ZU25DR	ZU27DR	ZU28DR	ZU29DR	ZU39DR	ZU43DR	ZU46DR	ZU47DR	ZU48DR	ZU49DR	(4
				Gen 1			Gen 2			Gen 3 🧲			
9	Quad-core Arm [®] Cortex [™] -A53 M ^P Core [™] up to 1.3GHz, Dual-core Arm Cortex-R5 MPCore up to 533MHz							01	2020				
12-bit R	F-ADC # of ADCs	0	8	8	8	16	16	-	-	-	-	~_	
v	v/DDC Max Rate (GSPS)	0	4.096	4.096	4.096	2.058	2.220	-	-	-	-	-	100
14-bit R	F-ADC # of ADCs	-	-	-	-	-	-	4	8 4	8	8	16	151
2 V	v/DDC Max Rate (GSPS)	-	-	-	-	-	-	5.0	2.5 5.0	5.0	5.0	2.5	100
14-bit R	F-DAC # of DACs	0	8	8	8	16	16	4	12	8	8	16	11
y v	v/DUC Max Rate (GSPS)	0	6.554	6.554	6.554	6.554	6.554	10.0	10.0	10.0	10.0	10.0	
	SD-FEC	8	0	0	8	0	0	0	8	0	8	0	
Nu	imber of DDCs per RF-ADC ⁽¹⁾	0	1	1	1	1	1	2	1	1	1	1	
	RF input Freq max. GHz 4 5 6							1.1					
	Decimation / Interpolation			1x, 2x, 4x, 8x			1x, 2x, 4x, 8x	1x, i	2x, 3x, 4x, 5x, 6x,	8x, 10x, 12x,	16x, 20x, 24x,	40x	
	System Logic Cells (K)	930	678	930	930	930	930	930	930	930	930	930	N
	CLB LUTS (K)	425	310	425	425	425	425	425	425	425	425	425	3
	Max. Dist. RAM (Mb)	13.0	9.6	13.0	13.0	13.0	13.0	13.0	13.0	13.0	13.0	13.0	2
	Total Block RAM (Mb)	38.0	27.8	38.0	38.0	38.0	38.0	38.0	38.0	38.0	38.0	38.0	8
2	UltraRAM (Mb)	22.5	13.5	22.5	22.5	22.5	22.5	22.5	22.5	22.5	22.5	22.5	
3	DSP Slices	4,272	3,145	4,272	4,272	4,272	4,272	4,272	4,272	4,272	4,272	4,272	5
	GTY Transceivers	16	8	16	16	16	16	16	16	16	16	16	ő
new	PCIE ⁺ Gell5 X10	2	1	2	2	2	2	-	-	-	-	-	0
PUR	150C Interlaken	-	1	1	-	-	-	2	2	2	2	2	<u>=</u>
0	1500 Interlaken	1	1	-	· ·		-	-	-	-	-	-	P 🔣
31				2	2	2	2	2	2	2	2	2	i i
	/e have a ZCL	J111		1	1	1	1	1	1	1	1	1	-
				-1E, -1I, -1U,	-1E, -1I, -1U,	-1E, -1I, -1U,		-1E, -11, -111,	-1E, -11, -111,	-1E, -11, -1U,	-1E, -11, -1LI,	-1E, -1I, -1U,	ĥ
E L	valuation boa	ard @	KKI 💾	-2E, -2LE, -2	-2E, -2LE, -2I, -211	-2E, -2LE, -2I,	-21, -211	-2E, -2I, -2LI	Ś				
			10	PSIO, HDIO, HPIO	8								
Fo	AKAS correla	ation	c	GTR, GTY RF-ADC, RF-DAC	ů 👘								
C.													
0 2	pectrometer												
			214 48 104	214 48 104	214 48 104			214 48 104		214 48 104	214 48 104		
E1156	35x35		4, 8	4, 8	4, 8			4,8		4, 8	4, 8		
			8, 8	8, 8	8, 8			4, 4		8, 8	8, 8		1
	10.10		214, 48, 299	214, 48, 299	214, 48, 299			214, 48, 299		214, 48, 299	214, 48, 299		121
6151/	40x40		4,8	4, 16	4, 16			4, 16		4, 16	4, 16		
			0,0	0,0	0,0	214, 96, 312	214, 96, 312	-, -		0,0	0,0	214, 96, 312	100
F1760	42.5x42.5					4, 16	4, 16					4, 16	
						16, 16	16, 16					16, 16	
H1760	42 5×42 5								214, 48, 312				
					-								

1. This value applies when all RF I/O of an RF-ADC tile are used.

2. This block operates in compatibility mode for 16.0GT/s (Gen4) operation. See PG213. © Copyright 2017-2019 Xilinx



Artist impression of the core of the first-stage digital receiver for MWA 3/LFAA



Suitability to LFAA /MWA 3 Digital Receiver?

- Digitization + Channelization + Beam forming + Packetization
- > 2 such DSP platforms for 16 antennas (dual Pol) in an SKA Tile
- 32 such platforms for an SKA station
- 32/station x512 stations = 16384 such platforms for 131072 LFAA antennas

Summary and Conclusions

- RFSoCs are meant for massive Multiple-Input, Multiple-Output (M-MIMO) requirement
- Looks like RFSoC is the way-forward for designing next-generation digital receivers for large N radio astronomy applications (LFAA/MWA 3)
- It is claimed that RFSoCs reduce physical footprint, power consumption by 50-75%
- A platform consisting of 2 RFSoCs would be capable of digitizing and processing 16 (single Pol) analog inputs.
- When scaled to LFAA requirements, there are advantages to be gained in terms of reduction in BoM, power, physical footprint and cooling requirements.
- At the Raman Research Institute, we have a demonstrated expertise in development of signal processing platforms with state-of-the-art ADCs & FPGAs for low-frequency radio astronomy
- Includes hardware, firmware and algorithms inside FPGA
- Happy to collaborate in the development of DR, DSP

SARAS and PRATUSH team at RRI

- Ravi Subrahmanyan
- Girish B. S.
- Jishnu Nambissan T.
- Mayuri Sathyanarayana Rao
- Raghunathan A.
- Saurabh Singh
- Somashekar R.
- Srivani K. S.
- Udaya Shankar N.

Thanks for your time and attention!

Radio-Frequency System-on-chip (RFSoC) arrives on the scene in 2018



ADCs morphing from (big A, small D) in the 1990s and 2000s to (small A, big D)¹

- RF-sampling ADCs packed with lot more digital processing capability, enhancing the ADC's performance¹ (DDC with down sampling, DeMux, DAC, Serializers)
- ADCs do a lot of digital processing in the ADC silicon at speed, and take up some of the digital processing load from the FPGA¹

1 Design of Digital Advanced Systems Based on Programmable System on Chip, Azanzabal et. al



Antenna	Log Periodic , 131,072 (2 ¹⁷)
Ant. Spacing	1.5m (av. ~1.9m), 80 km baseline
Frequency	50MHz – 350MHz and 375-650MHz
Sampling Clock	800 MSps, 700 MSps
Polarisation	Dual
Station size	256 antennas ~40m dia. 512 stations
Configuration	75% <2 km radius, remaining 3 spiral arms extending up to 50km
Channelization	PFB, ~1 MHz sub bands
Processing	Digital, 8-bit
Data-Rate	~8Tb/s (total)

Challenges

- Digitizing 131,072 antennas
- Digital processing/Modelling
- Tile & Station beamforming
- Large bandwidths/throughput rates
- Power, Size and Cost
- Mass production, Deployment
- Maintenance, Serviceability
- Remote site conditions